Q. 4 (a) Discuss about ECL and low voltage swing pads. Is there any differences. Give reasons.
(b) Define "setup time" and "hold time" with respect to a CMOS D register. If a clock is delayed to a register with regard to the data input which of these parameters varies and how?
Q. 5 (a) Draw and explain the logic structures. Explain with the help of suitable example.
(b) Discuss the mechanism of power dissipation. Write down its classification and explain them in brief.
Q. 6 (a) Discuss the design process which elaborates its capture, simulation and verification of any logic structure.
(b) Identify some of the memory and control strategies for subsystem design operations. Write an example.
Q. 7 (a) Explain the effective implementation of PLA on subsystem design operations.
(b) Explain the logic of design abstraction and cirt(iit validation of CMOS circuits.
Q. 8 Write short notes on any two of the following
(a) CMOS Process Enhancements
(b) Non ideal conditions in MOS device model
(c) Various MOSFET Capacitances and their significance

## Enroll No

## EC-101 <br> M.Tech. (DC)-I Sem (Reg./Ex.) <br> Examination, March-2021 <br> VLSI Design <br> Time: Three Hours

Maximum Marks:70
Note: Attempority five questions. (Each question carries equal

Q. $1^{*}$
(b) Explain the concept of integrated circuits and its manufacturing technologies. Explain any one technology in detail with the help of suitable example.
Q. 2 Derive the CMOS inverter DC characteristics and obtain the relationship for output voltage at different region in the transfer characteristics.
Q. 3 Realized the Boolean expression $Z=\left(\mathrm{D}^{\prime} . \mathrm{F}^{\prime} . \mathrm{A}^{\prime}\right)+\left(\mathrm{B}^{\prime} . \mathrm{C}^{\prime}\right) \mathrm{F}^{\prime}$ using standard CMOS and also find the equivalent CMOS inverter circuit assuming that (W/L)p $=10$ for all PMOS transistors and $(\mathrm{W} / \mathrm{L}) \mathrm{p}=5$ for all NMOS transistors.

